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Abstract. In this paper the noise analysis of a current inte-
grator is carried out and measures to reduce the overall noise
are presented. The effects of various noise sources are in-
vestigated and their dependence on the input capacitance and
on the gate area of the input transistors of the OTA used for
the readout is shown. Both, input capacitance and gate area,
should be kept as small as possible. Moreover, the linearity
of the integrator is examined. In addition to that, the avail-
able application of such sensor readout circuit, which is a
CMOS photodetector readout, is introduced. It uses an auto-
matic gain switching, so that the dynamic range is extended.
1 Introduction
For various special applications in industrial measuring tech-
niques sensor readout circuits are required. In the available
consideration the current readout, particularly of a CMOS
photodetector, is examined. An advantage of CMOS tech-
nology is the possibility to integrate sensor readout and pho-
todetector together on a single chip. The pixels, consisting
of photodiode and readout electronics, are arranged in an ar-
ray, which enables an optional random access to each pixel.
Before investigating such pixels, a general integrator is in-
vestigated in Sects. 2 and 3. As shown in Fig. 1 the integra-
tor is realized with an operational transconductance ampli-
ﬁer (OTA), which has a capacitive feedback. This integrator
converts the current of the current source, particularly of the
photodiode, into an output voltage. In Sect. 4 a method to
reduce the requirements on the OTA is presented.
2 Noise analysis
In the following section the noise behaviour of a feedback in-
tegrator as a current-to-voltage converter is investigated (see
Fig. 1). The noise equivalent circuit diagram is shown in
Fig. 2. Noise sources are grey-shaded. Here
q
i2
n1 represents
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the shot noise of the current source,
q
u2
n2 in each case the
thermal noise of the switches and
q
u2
n3 is the input-referred
OTA noise.
CE isthetotalinputcapacitance, whichisthesumofallca-
pacitances at the OTA input node. It is mainly determined by
the gate area capacitance of the OTA input transistors and, of
course, by the current source capacitance. The single-ended
OTAismodelledbythetransconductancegm, theoutputcon-
ductance gL, and the load capacitance CL.
As can be seen, the operation is separated in the two
switched capacitor operation phases, i.e. the reset phase and
the integration phase.
2.1 Reset phase
During the reset phase the integrator output is short-circuited
via the reset switch with its series resistance RS,R to its in-
verting input. By using transfer functions He,i(f) from the
noise sources to the input node, the noise power can be cal-
culated as
Pe,res,i=
∞ Z
0
|He,i(f)|2 · Wi(f)df (1)
with i as an index for the different types of noise sources.
Wi are the different spectral noise densities, which can be
deﬁned as
Wiph=2 · e · Iin (2)
for the shot noise of the current source,
Ws,th=4 · k · T · RS,R (3)
for the thermal noise of the reset switch,
WO,th=
16
3
·
k · T
gm
(4)
for the thermal noise of the OTA and
WO,l/f=
2 · Kf
Cox · f
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Fig. 1. Principle of the current integrator.
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Fig. 2. Noise equivalent circuit diagram of the integrator.
for the 1/f-noise of the OTA. Together with Kirchhoff’s rules
the noise transfer functions of the single noise contributions
can be described as follows:
Hel(ω)=
ue q
i2
nl
1 + RS,RgL + RS,RjωCL
gm + gL + jω(CL + CE) + RS,RjωCE(gL + jωCL)
(6)
for the transfer function of the noise current source to the
input node,
He2(ω)=
ue q
u2
n2,R
=
−gL−jωCL
gm + gL + RS,RgLjωCE + jω(CL + CE)−ω2CLCERS,R
(7)
for the transfer function of the reset switch noise source to
the input node and
He3(ω)=
ue q
u2
n3
=
gm
gm + gL + RS,RgLjωCE + jω(CL + CE)−ω2CLCERS,R
(8)
for the input-referred OTA noise to the input node.
In the following integration phase the input referred noise
is transferred to the output by the following equation:
Pa,res,i=

CE
CF
2
· Pe,res,i . (9)B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits 333
2.2 Integration phase
During the integration phase the integration capacitor CF is switched into the feedback path by the integration switch with
its series resistance RS,I. The noise equivalent circuit is still shown in Fig. 2. In difference to the reset phase, the noise is
calculated in the integration phase as referred to the output. Similarly, the transfer functions have to be determined:
Hal(ω)=
ua q
i2
nl
=
(gm + jωCE)(1 + jωCFRS,I)−[jωCF + jωCE(1 + jωCFRS,I)]
(gL + jωCL)[jωCF + jωCE(1 + jωCFRS,I)] + jωCF(gm + jωCE)
(10)
for the transfer function of the noise current source to the output node,
Ha2(ω)=
ua q
u2
n2,I
=
gmCF + jωCFCE
gLCE + gmCF + gLCF + jω(CFCERS,IgL + CLCE + CECF + CLCF)−ω2CLCFCERS,I
(11)
for the transfer function of the integration switch noise source to the output node and
Ha3(ω)=
ua q
u2
n3
=
gmCF + gmCE + jωCFCERS,Igm
gLCE + gmCF + gLCF + jω(CFCERS,IgL + CLCE + CECF + CLCF)−ω2CLCFCERS,I
(12)
for the input-referred OTA noise to the output node. Thus the
noise of the integration phase Pa,int and the total noise power
can be calculated:
Ptot=
X
Pi=
X
 
Pa,int,i +

CE
CF
2
· Pe,res,i
!
(13)
2.3 Results of noise analysis
Although the circuit under investigation is a sampled-data
circuit we can still use a continuous-time noise analysis if
we take into account that all undersampled noise is aliased.
Thus we ﬁnd all noise in the baseband.
A noise analysis that involves a detailed evaluation of
Eqs. (1–13) is quite tedious. In order to simplify the analy-
sis we assume that following approximations hold: gmgL,
RS,R·gL1, RS,I·gL1, ω·RS,R·CL1 and ω·RS,I·CL1.
These are valid for high open-loop gain of the OTA and low
ON-resistance of the switches, respectively. It is interesting
to note that then the signal bandwidth (and, hence, the noise
bandwidth) is dictated mainly by the product gm/(CL + CE)
in the reset phase and by gm/[CE + CL·(1+CE/CF)] in the
integration phase. Increasing CE to lower the bandwidth is
not recommended, since it introduces a zero in two of the
noise transfer functions (see Eqs. (11) and (12)) and, also, it
raises the DC gain of the OTA noise transfer function to the
output (see Eq. (12)). Hence the most important measure to
reducethereadoutnoiseistoreducetheintegratorbandwidth
BW=
gL
2 · π · CL
(14)
by keeping CL as large as possible. Unfortunately the band-
width limitation due to CL affects the slew rate and the avail-
able output current of the OTA. This analysis shows that the
input capacitance CE has the most deleterious effect on the
noise performance of the integrator. This has been corrobo-
rated by simulations, as shown in Fig. 3.
It can be seen that the input capacitance CE has to be re-
alized as small as possible to minimize the noise. For the
available application (photodetector readout), a reduced ca-
pacitance of the photodiode is presented in Kemna (2003) by
using a dot diode. It must be noted that the dark current also
has to be reduced to ensure maximum signal resolution.
In single stage ampliﬁer designs, the OTA performance is
mainly determined by the MOS transistors of the input stage
(Uhlemann, 1994). According to that, noise powers are plot-
ted in Fig. 4 in dependence of the gate area of the input tran-
sistors. An increase in the gate area would reduce the 1/f
noise, but the 1/f noise of the OTA contributes only very lit-
tle to the overall noise. Hence the gate area should be chosen
small.
3 Linearity of the integrator
A Laplace transformation of the transfer function of a simple current integrator, yields
Uout(s)
Iin(s)
=
A0

1−sCF
gm

s{[CF(A0 + 1) + CE] + srout(CLCE + CLCF + CFCE)}
=
A0
 
1−s
z

s
p1

1 + s
p2
 (15)
with the open loop gain A0=gm·rout. The abbreviations z, p1 and p2 are deﬁned as
z=
gm
CF
, p1=
1
(A0 + 1) · CF + CE
, p2=
(A0 + 1) · CF + CE
rout · (CL · CE + CL · CF + CF · CE)
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Fig. 3. Noise power of the integrator stage versus the input capacitance.
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Fig. 4. Noise power of the integrator stage versus gate area of the input transistors.
Transforming it back and assuming the current is a step
function, results in an output voltage as follows:
uout(t)=Iin0 ·
(
A0 · p1 ·
"
t−
(1 +
p2
z )
p2
·
 
1−e−p2·t
#)
. (17)
After one integration period T, the integral nonlinearity can
be calculated as
INL=
 
1 +
p2
z

·
 
1−e−p2·T
p2 · T
. (18)
In Fig. 5 the nonlinearity INL is plotted over the integration
time T. The limit for a zero integration time results in an INL
of 1.
4 An application example
In the available application a photocurrent integrator is in-
vestigated, which operates with two automatically selectable
gains, in order to relax the requirements on the OTA. To
implement an automatic gain control (AGC) an auto zero
comparator is used, which controls the two feedback capac-
itors. The principle is shown in Fig. 6. If the output voltage
exceeds the threshold voltage of the comparator, a second
capacitor with a 31 times larger capacitance is switched in
parallel. Then the integrator has turned from high into low
gain conﬁguration, because signal charge is shared betweenB. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits 335
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Fig. 5. INL over integration time T.
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Fig. 6. Pixel readout electronics.
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Table 1. Speciﬁcations of the photocurrent integrator.
Minimum Signal (theoretical) 99.33 fA Dynamic Range (theoretical) 19.66 Bit
Minimum Signal (noise determined) 491.83 fA Dynamic Range (noise determined) 17.35 Bit
Maximum Signal 82.29 nA Linearity (FB1) 10.33 Bit
Integration Time 350 µs Linearity (FB2) 13.99 Bit
the capacitors correspondingly to their ratio. After a frame
period, the signal is held by a sample and hold stage (S&H)
and can be read out during the next frame period using a row
and column multiplexer circuitry, whereas the used gain is
determined by the digital output.
In photocurrent integration, the minimum input signal that
can be processed is deﬁned by the input-referred noise, and
the maximum output voltage swing deﬁnes the maximum
output signal. This leads to the conclusion, that noise deter-
mines the dynamic range (DR) and the signal-to-noise ratio
(SNR). Due to the shot noise, the maximum SNR is signal
dependent, and the maximum SNR is not equal to the dy-
namic range.
A dynamic range extension is possible by using the auto-
matic gain control. This is visualised for some exemplary
values in Fig. 7, in which the feedback FB2 has a feedback
capacitance 32 times larger than feedback capacitance FB1.
The signal and the noise at the output are plotted over the in-
put current. The noise consists of the signal-dependent shot
noise and the remaining constant noise. The extension of the
dynamic range is determined by the ratio of the feedback ca-
pacitors.
The speciﬁcations used in this application example are
listed in Table 1. Here the speciﬁcations concerned to the
minimum input photocurrent are distinguished between the
theoretical capability of the integrator and the value limited
by the noise and the dark current of the photodiode.
5 Summary and conclusion
The principle of a noise analysis of a current integrator has
been demonstrated. This noise analysis led to the conclusion,
that the input capacitance of the photodiode has to be kept at
minimum. Also decreasing the bandwidth is an important
measure to reduce noise. These conclusions can be extended
to all current readout circuits.
References
Kemna, A.: Low Noise, Large Area CMOS X-Ray Image Sen-
sor for C. T. Application, Proceedings of IEEE Sensors, Vol. 2,
1260–1265, 2003.
Uhlemann, V.: Rauscharme Auslesesysteme zur Verarbeitung elek-
trischer Ladung in integrierter CMOS-Technik, Fortschr.-Ber.
VDI-Reihe 9, Nr. 199, VDI-Verlag, 1994.